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In this study an investigation is undertaken to determine the effect of gate design parameters on the on-state
characteristics (threshold voltage, gate turn-on voltage) of pGaN/AlGaN/GaN HEMTs. Design parameters
considered are pGaN doping and gate metal work function. The analysis considers the effects of variations
in these parameters using a TCAD model matched with experimental results. A better understanding of
the underlying physics governing the operation of these devices is achieved with a view to enable better
optimization of such gate designs.
In the last decade an increased effort has been put on
the development of power switches using AlGaN/GaN
HEMT structures. A two dimensional electron gas
(2DEG) inherently exists at the AlGaN/GaN hetero-
interface which creates a challenge when attempting the
design of normally-off rather than normally-on devices.
Nonetheless, as normally-off transistors are preferable in
most power electronic applications several methods have
been proposed which can lead to enhancement mode de-
vices, among them the use of metal insulator semicon-
ductor structures1, use of fluorine treatment2, recessed
gate structures3 and use of a p-type cap layer456. Due to
the relative maturity and controllability in the epitaxial
growth of pGaN layers compared to the other techniques,
pGaN/AlGaN/GaN HEMTs are considered the leading
structure for commercialization. While several publica-
tions exist on different aspects of the performance of GaN
devices (breakdown, buffer leakage, current collapse)78
there is less focus on the role that gate design parameters
have in determining the on-state characteristics (thresh-
old voltage, trans-conductance and gate turn-on current)
of pGaN devices. These parameters are of great inter-
est as problems such as unwanted device turn-on when
the device is supposed to be off may occur in opera-
tion if threshold voltage is low. Secondly, gate turn-on
may be a problem due to the non-insulated gate struc-
ture. Furthermore, several studies have reported that
the gate stack and in particular the regions close to the
Schottky contact/pGaN interface9 and the pGaN/AlGaN
interface10 can play an important role in the reliability
of the device under forward bias stress. In the pGaN
layer, the presence of defects related to Magnesium(Mg)
doping1011 and the generation of defects due to the pres-
ence of a high electric field9 can lead to an increase in the
the leakage current via a defect percolation process and
ultimately lead to device failure101213. An understand-
ing of what affects parameters such as threshold voltage,
trans-conductance, gate leakage and gate turn-on current
is therefore paramount to achieving a good design. Some
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FIG. 1. Cross section of p-GaN/AlGaN/GaN HEMT device
modelled.
literature exists on controlling these parameters, specifi-
cally on the impact that the gate metal used has on the
on-state performance1415. While Hwang et al15 reports
a large shift in threshold voltage when gate metal is var-
ied, Lee et al14 does not. The disagreement between the
two results can be explained when the different Schottky
metal/pGaN barrier present in the two devices is taken
into consideration and specifically relates to the scale of
hole tunnelling current observed at this interface. The
Schottky barrier observed is affected both by the gate
metal work function and the acceptor doping used in the
pGaN cap.
This study offers a comprehensive analysis of the un-
2FIG. 2. Effect of pGaN gate doping variation on band dia-
gram at zero bias.
derlying physics which governs the operation of the
pGaN/AlGaN/GaN gate structure. A TCAD simulation
model is matched thoroughly with device experimental
measurements and is used to enable better understand-
ing and optimization of such gate designs.
The device investigated is a lateral three-terminal de-
vice with an AlGaN/GaN heterostructure grown epitax-
ially on a standard silicon wafer (Fig. 1). A buffer layer
is used to allow a high quality GaN layer to be grown de-
spite the significant lattice mismatch between GaN and
Si. Fixed charges were included in the TCAD simulation
deck according to Ambacher et al16 to take into account
the piezo-polarisation effect observed in GaN devices as
was done in an earlier investigation17. A p-type doping
of 1x1016cm-3 was added in the GaN layer to take into
account the carbon doping as reported in literature18.
Finally, a thin cap GaN layer was added to form the
gate with a Magnesium(Mg) p-type doping density of
2x1019cm-3. This doping value, also reported elsewhere
in literature5, matched the experimental results. At room
temperature Mg doping is not fully ionized under zero
bias conditions given its energy level at 170meV-250meV
above the valence band1519. Nonetheless, incomplete ion-
ization does not affect the Schottky barrier and depletion
region observed at the gate schottky metal/pGaN cap in-
terface, both at zero bias and when the gate is biased,
as activation of dopants occurs due to the presence of a
large electric field. Therefore, in order to simplify the
analysis the pGaN doping included in the TCAD model
is fully ionized. However, this does not fully consider
that part of the Mg atoms may be passivated by Hy-
drogen(H) atoms20 or that self-compensation may oc-
cur due to deep donor states attributed to Nitrogen(N)
vacancies21. Nevertheless, it has been reported in litera-
ture that for [Mg]<3x1019cm-3 a doping efficiency in ex-
cess of 70% with a maximum net acceptor concentration
of 1.8x1019cm-3 can be achieved11. Thus, considering the
FIG. 3. ID−VG transfer characteristic with variation in pGaN
gate doping.
constant efforts to enhance effective doping in Mg-doped
GaN192111, the simplification made here can be consid-
ered valid for the doping levels considered in this study.
A more detailed look at the p-GaN/AlGaN/GaN gate
structure can be seen in Fig. 1. The p-GaN cap accep-
tor doping and metal work function were varied in the
analysis.
The gate pGaN cap acceptor doping in the TCAD
model was varied first. Looking at the conduction band
along x-cutline (as shown in the inset of Fig. 1) at zero
bias it can be observed that as the doping is increased a
stronger depletion of the 2DEG beneath the gate is cre-
ated as the conduction band moves further away from
the Fermi level (see Fig. 2).
The variation in doping has a very significant effect on
the threshold voltage of the device as seen in Fig. 3. As
the doping initially increases, the threshold voltage of the
device is also increasing (for doping values of 1x1017cm-3
to 1x1018cm-3) however as the doping is increased further
the threshold voltage starts decreasing (for doping values
>6x1018cm-3).
To understand the variation of the threshold voltage
with pGaN acceptor doping the band diagram when the
gate is biased needs to be examined. When a positive
gate bias voltage is applied this can lead to two effects:
• One effect is to modulate the 2DEG. When poten-
tial is applied at the p-GaN/AlGaN/GaN junction,
as seen in region (i) of Fig. 4, the energy of elec-
trons at the AlGaN/GaN interface increases so the
conduction band moves closer to the eFermi level
forming the 2DEG.
• The other effect occurs at the Schottky/p-GaN in-
terface which can be seen in region (ii) of Fig. 4.
As the gate bias voltage is increased the junction is
reverse biased and the depletion from the Schottky
contact extends into the pGaN.
3FIG. 4. Effect of gate bias on different sections of the gate
structure band diagram.
The potential drop across this depletion region, when the
gate is positively biased, is higher at increased values of
the pGaN cap acceptor doping. This translates into the
need for a higher gate bias voltage in order to modu-
late the 2DEG and is what causes the threshold voltage
of the device to initially increase when pGaN doping is
increased.
However, at a sufficiently high acceptor doping in the
pGaN cap the potential barrier for holes at the Schottky
contact/pGaN interface becomes very narrow and this
can lead to tunnelling of holes through the barrier. At
this point, no further depletion of the pGaN layer occurs
when the gate voltage bias is increased. Gate potential
applied is no longer dropped across the depletion region
in the pGaN but contributes to the shifting of the Al-
GaN/GaN interface conduction band towards the Fermi
level and thus the formation of the 2DEG at a lower
gate bias voltage. Note that the pGaN layer is electri-
cally connected to the gate in this regime. Therefore, the
threshold voltage is lowered (Vth < 2V ) at high pGaN
doping values (>6x1018cm-3) instead of increasing fur-
ther as was the trend observed initially. This analysis is
illustrated best when looking at Fig. 5 which compares
the band diagrams for a doping of 1x1018cm-3 (negligi-
FIG. 5. Gate structure band diagram at gate bias of 3V for
pGaN doping of 1x1018cm-3 (negligible hole tunnelling) and
2x1019cm-3 (considerable hole tunnelling).
FIG. 6. ID − VG transfer characteristic and gate turn-on as
gate metal work function is varied.
ble hole tunnelling current) and 2x1019cm-3 (considerable
hole tunnelling current) at a gate bias voltage of 3V. This
analysis is further verified by not including the hole tun-
nelling model in the TCAD simulations. In this scenario
the threshold voltage keeps increasing as the doping is in-
creased instead of decreasing when a pGaN doping value
above a certain level is used. The critical pGaN acceptor
doping level needed for substantial tunnelling to occur
is dependent on the gate metal work function and the
effective hole mass. The latter has been fixed to 0.3me
according to Santic et al2223. A reduced gate metal work
function would lead to a higher and narrower Schottky
potential barrier for holes where increased tunnelling can
be observed.
4FIG. 7. Gate structure band diagram at gate bias of Vg= 3V,
9V > Vth for TCAD model with pGaN doping of 2x1019cm-3.
Very importantly what this analysis also reveals is that
above a certain pGaN doping level, variations in Schottky
contact work function have a limited effect on the thresh-
old voltage of the device (see Fig. 6 - TCAD model pGaN
doping: 2x1019cm-3) which can explain the observations
in the study by Lee et al14 where a high pGaN doping of
5x1019cm-3 is used.
A model with an ohmic gate contact was also simulated
and shows an identical threshold voltage to that given by
the Schottky metal/high p-GaN doping models (see Fig.
6). This again reinforces the argument that a high level
of tunnelling occurs at the Schottky/pGaN interface.
The effect of pGaN doping and gate metal work func-
tion on the gate turn-on voltage is also of interest in
order to achieve as wide a gate bias operating range as
possible. The band diagram at the AlGaN/GaN interface
was analyzed as the gate terminal was biased to higher
voltages (i.e. at Vg>3V>Vth). The analysis was un-
dertaken for the TCAD model with high pGaN acceptor
doping (2x1019cm-3) as this matched the experimental
device data.
Below the threshold voltage, the conduction band
shifts towards the Fermi level with no electric field change
across the AlGaN layer (see Fig. 4(i)). This occurs up
to the point where the Fermi level is pinned at the Al-
GaN/GaN interface (see Fig. 7). As gate bias voltage is
increased further, the barrier at the AlGaN/pGaN inter-
face starts to be lowered both for electrons flowing from
the 2DEG to the gate contact and holes flowing away
from the pGaN. This is illustrated by observing the band
diagram at two different gate bias conditions (Vg = 3V,
9V) as seen in Fig. 7. The majority of gate turn-on
current is comprised of electrons flowing from the source
contact to the gate contact. The following interesting
observations can be made:
• The use of a Schottky contact compared to an
ohmic contact leads to a gate turn-on at a higher
gate bias (see Fig. 6). With a Schottky gate con-
tact a higher bias voltage is needed to reduce the
potential barrier at the pGaN/AlGaN interface as
a potential drop is also observed across the pGaN
cap layer depletion region. The use of a Schottky
barrier in order to achieve a wide operating gate
bias range is therefore essential and contradicts the
suggestion in the study by Chang et al24 regarding
the use of an ohmic contact.
• Gate turn-on in this device is at a gate bias > 8V
which allows a reasonably wide range of operation.
• A higher gate metal work function will lead to a
lower gate turn-on voltage (see Fig. 6). This agrees
with the observation made by Hwang et al15.
• For high pGaN doping values (>1x1019cm-3), an
increase in the acceptor doping will not affect the
threshold voltage of the device but will affect the
gate turn-on voltage.
In conclusion, TCAD simulations have been used to
enable a thorough understanding of the operation of the
gate structure of the pGaN cap E-HEMT. Some very
important design considerations are summarized below.
• As pGaN doping initially increases the thresh-
old voltage of the device is also increasing (for
doping values of 1x1017cm-3 to 1x1018cm-3) how-
ever, as the doping is increased further the thresh-
old voltage starts decreasing (for doping values
>6x1018cm-3). This is due to hole tunnelling at
the metal/pGaN interface establishing a tight elec-
trical connection between the gate metal and the
pGaN layer.
• At high doping levels, the threshold voltage cannot
be significantly altered by the use of a different gate
metal. This finding provides clarity to the observa-
tions in the study by Lee et al14.
• A variation in gate metal used affects the gate turn-
on voltage of the device. This agrees with the ob-
servation in the study by Hwang et al15.
• The use of a Schottky gate contact rather than an
ohmic gate contact is essential in order to achieve
a wide operating gate bias range. This finding con-
tradicts the suggestion given in the study by Chang
et al24.
This study reveals the trends that need to be taken
into consideration when designing the gate characteris-
tics such that the gate operation range is maximized and
the device operates in an optimal way.
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